This overview of the security problems in modern VLSI design provides a detailed treatment of a newly developed constraint-based protection paradigm for the protection of VLSI design IPs – from FPGA design to standard-cell placement, and from advanced CAD tools to physical design algorithms.